

Our Docket No.: 51876P536  
Express Mail No.: EV339910898US

UTILITY APPLICATION FOR UNITED STATES PATENT  
FOR  
UNIT PIXEL FOR USE IN CMOS IMAGE SENSOR

Inventor(s):  
Won-Ho Lee

Blakely, Sokoloff, Taylor & Zafman LLP  
12400 Wilshire Boulevard, 7th Floor  
Los Angeles, CA 90025  
Telephone: (310) 207-3800

## UNIT PIXEL FOR USE IN CMOS IMAGE SENSOR

### Field of the Invention

5           The present invention relates to a semiconductor device; and, more particularly, to a unit pixel in a complementary metal oxide semiconductor (CMOS) image sensor with a high sensitivity by modifying a unit pixel circuit and a layout.

### Description of the Prior Art

10           A complementary metal oxide semiconductor (CMOS) image sensor is a device that converts an optical image to an electrical signal using a CMOS manufacturing technology, which  
15           employs a switching scheme of an MOS transistor for transporting photo-electric charges from a photodiode to an output node as well as detection of an output signal at the output node. In contrast with a charge coupled device (CCD) image sensor, the CMOS image sensor has following merits; its  
20           driving scheme is simplified and various scanning schemes may be implemented; it allows a signal processing circuit to be integrated on a single chip thereby minimize products; and it secures lower production costs and low power consumptions.

25           Referring to Fig. 1, there is shown a circuit diagram of a conventional unit pixel in a CMOS image sensor. In Fig. 1, the conventional unit pixel in the CMOS image sensor includes one photodiode 11 and four NMOS transistors 12, 14, 15 and 16.

The four transistors include a transfer transistor 12 for transferring the photo-electric charges generated from the photodiode 11 to a floating diffusion region 13, a reset transistor 14 for discharging the charges stored in the floating diffusion node 13 to detect subsequent signals, a drive transistor 15 acting as a source follower, and a selection transistor 16 for switching and addressing. In Fig. 1, a denotation of  $C_F$ ,  $C_P$ , and LD represent a capacitance of the floating diffusion node 13, a capacitance of the photodiode 11 and a load transistor, respectively.

Referring to Fig. 2A, there is shown a plane view setting forth the conventional unit pixel in the CMOS image sensor.

In Fig. 2A, a transfer gate 11A is overlapped a predetermined portion of an active area where the photodiode 11 will be formed. At the other side of the transfer gate 11A, there is formed the floating diffusion region. From the photodiode 11 to the floating diffusion region, a pathway area is reduced like a bottle neck, wherein the photodiode 11 has relatively a large area in comparison with the others. In a counterclockwise direction from the photodiode 11, there are formed a reset gate 14A, a drive gate 15A and a selection gate 16A in series, wherein each gate is separated by each predetermined distance. Herein, the drive transistor 15 and the selection transistor 16 are formed in a p-well 17.

In addition, there are five contacts therein including a transfer contact 18A for applying the transfer control signal to the transfer gate 11A, a floating diffusion contact 18B and

a drive contact 18D for connecting the floating diffusion node 13 to the drive gate 15A, the VDD contact 18C for applying a VDD thereto and an output contact 18E for outputting a predetermined signal.

5           Meanwhile, as a design rule is reduced nowadays, a linewidth of a desired pattern becomes also narrower and narrower because of a scale-down of the device. Therefore, the p-well 17 for the drive transistor 15 and the selection transistor 16 grows smaller too so that it is necessary to  
10       reduce a thickness of a photoresist mask for an ion-implantation process in order to secure a high resolution. On the contrary, in order to form a retrograde well in the CMOS image sensor, it is more preferable to form the photoresist mask thicker and thicker because a high ion-implantation  
15       energy is required for forming the retrograde well. Accordingly, in attempt to overcome the incompatible problem, there is employed an additional process for forming a mini p-well 17 for use in the drive transistor 15 and the selection transistor 16. That is, to begin with, the p-well is formed  
20       in a predetermined location of an epitaxial layer except the unit pixel area, e.g., a logic circuit area, through subsequent processes of a masking process, an ion-implantation process and a photostrip process. Afterward, the mini p-well 17 containing the drive transistor 15 and the selection  
25       transistor 16 is formed additionally in the unit pixel area through subsequent processes of another masking process, another ion-implantation process and another photostrip

process. Thus, the process for manufacturing the CMOS image sensor is too complicated according to the conventional unit pixel layout.

Referring to Fig. 2B, there is shown a cross sectional view setting forth an interconnection configuration between the gate 14A of the reset transistor and the gate 15A of the drive transistor.

In Fig. 2B, the epitaxial layer 10A which is epitaxially grown up upon a semiconductor substrate 10 is prepared in which the mini p-well 17 is formed in predetermined locations thereof. Below one side of the reset gate 14A, the floating diffusion region is formed. In addition, source/drain regions is formed below the other side of the reset gate 14A. Furthermore, a floating diffusion contact 18B is embedded in an interlayer dielectric (ILD) 20 which is connected to the floating diffusion region. A drive contact 18B is also embedded in the ILD 20 and is connected to the gate 15A of the drive transistor. Herein, since the floating diffusion contact 18B is interconnected to the drive contact 18D through the metal interconnection 19, there is a shortcoming that a signal is transferred slowly. Moreover, the five contacts, i.e., three active contacts and two poly contacts, exist in the conventional unit pixel so that a bad pixel fail is likely to be happened such as a dark bad pixel, a white bad pixel or a saturation bad pixel, during a process for etching contacts with high aspect ratios and a gap-fill process.

## Summary of the Invention

It is, therefore, an object of the present invention to provide a unit pixel in a complementary metal oxide semiconductor (CMOS) image sensor with a high sensitivity by  
5 modifying a unit pixel circuit and a pixel layout.

In accordance with one aspect of the present invention, there is provided a unit pixel for use in a CMOS image sensor, including: a photodiode formed in a predetermined location of  
10 an active area; a transfer transistor disposed between the photodiode and a floating diffusion node, wherein a transfer control signal is applied to a gate; a reset transistor disposed between the photodiode and a power supply voltage (VDD) terminal, wherein a reset control signal is applied to a  
15 gate and a VDD is applied to a drain; a drive transistor of which a drain is connected to the VDD terminal and a gate is connected to the floating diffusion node; a selection transistor of which a drain is connected to a source of the drive transistor and a source is connected to an output  
20 terminal, wherein a selection control signal is applied to a gate; and a dummy transistor disposed between the drive transistor and the floating diffusion node, of which a gate is connected to the floating diffusion node.

## Brief Description of the Drawings

The above and other objects and features of the present

invention will become apparent from the following description of the preferred embodiments given in conjunction with the accompanying drawings, in which:

Fig. 1 is a circuit diagram setting forth a conventional unit pixel in a complementary metal oxide semiconductor (CMOS) image sensor;

Fig. 2A is a plane view setting forth the conventional unit pixel in the CMOS image sensor;

Fig. 2B is a cross sectional view setting forth an interconnection configuration between a gate of the reset transistor and a gate of the drive transistor;

Fig. 3A is a circuit diagram setting forth a unit pixel in a CMOS image sensor in accordance with the present invention;

Fig. 3B is another circuit diagram setting forth a local current path around the dummy transistor in accordance with the present invention;

Fig. 4 is a plane view setting forth a unit pixel in a CMOS image sensor in accordance with a first preferred embodiment of the present invention;

Fig. 5 is a cross sectional view setting forth interconnection configuration between the dummy transistor and the floating diffusion node in accordance with the first preferred embodiment of the present invention;

Fig. 6 is a plane view setting forth a unit pixel in a CMOS image sensor in accordance with a second preferred embodiment of the present invention; and

Fig. 7 is a cross sectional view setting forth interconnection configuration between the dummy transistor and the floating diffusion node in accordance with the second preferred embodiment of the present invention.

5

#### Detailed Description of the Preferred Embodiments

Referring to Fig. 3A, there is shown a circuit diagram setting forth a unit pixel for use in a CMOS image sensor in accordance with the present invention.

In Fig. 3A, the unit pixel includes a photodiode 21 and four NMOS transistors 22, 24, 25 and 26. The four transistors include a transfer transistor 22 for transferring photo-electric charges generated from the photodiode 21 to a floating diffusion node 23, a reset transistor 24 for discharging the charges stored in the floating diffusion node 23 to detect subsequent signals, a drive transistor 25 acting as a source follower, and a selection transistor 26 for switching and addressing. A VDD is applied to both a drain of the drive transistor 25 and a drain of the reset transistor 24. In addition, there is employed a dummy transistor 27 disposed between a source of the drive transistor 25 and the floating diffusion node 23, wherein the dummy transistor 27 has a threshold voltage higher than an operation voltage ( $V_{OP}$ ) so that the dummy transistor 27 is always turned off.

Referring to Fig. 3B, there is shown another circuit diagram setting forth a local current path around the dummy



transistor 27.

In Fig. 3B, since the dummy transistor 27 with the high threshold voltage is disposed between the drive transistor 25 and the floating diffusion node 23, the current does not reversely flow into the floating diffusion node 23 although the drive transistor is turned on.

Referring to Fig. 4, there is shown a plane view setting forth a unit pixel layout for use in a CMOS image sensor in accordance with a first preferred embodiment of the present invention.

In Fig. 4, an active area of the unit pixel includes a first active area 31 where the photodiode is formed and a second active area having a first region 32A where the transfer transistor and the floating diffusion node are formed, a second region 32B where the drive transistor and the selection transistor are formed and a third region 32C where the VDD contact and the reset transistor are formed. Herein, since the first active area 31 for the photodiode occupies a large area of the active area in the unit pixel, a fill-factor is increased in comparison with the conventional unit pixel. In the first embodiment, the second active area has a loop shape of which ends are connected to a side of the photodiode 31. In detail, the first region 32A is extended from one corner of the side of the first active area 31 to a predetermined length and the second region 32B is perpendicularly connected to the first region 32A. Furthermore, the third region 32C is perpendicularly connected

to the second region 32B and is also connected to the other corner of the side of the first active area 31, to thereby form the second active area having the loop shape.

Here, the second region 32B of the second active area is sufficiently apart from the first active area 31 so that it is possible to form relatively a large p-well 37 in comparison with the conventional unit pixel. Herein, the p-well 37 contains the second region of the second active area completely. Accordingly, it is not required for carrying out an additional process for forming a mini p-well for the drive transistor and the selection transistor, which was required for manufacturing the conventional CMOS image sensor. To implement the above unit pixel layout is more illustrated in detail as followings.

Referring back to Fig. 4, a portion of the transfer gate 33 is overlapped an interface between the first active area 31 and the first region 32A of the second active area. In addition, a portion of the reset transistor is overlapped an interface between the first active area 31 and the third region 32C of the second active area. Furthermore, the selection gate is formed at upper portion of the unit pixel. That is, the selection gate includes a first selection gate region 35A and a second selection gate region 35B, wherein the first selection gate region 35A is formed parallel to the second region 32B of the second active area and a predetermined portion of the second selection gate region 35B is overlapped perpendicularly the second region. Herein, one

end of the second selection gate region 35B is not overlapped the first active area 31.

Meanwhile, the gate of the drive transistor is formed between the selection gate and the first active area 31 in a shape that the drive gate seems to embrace the second selection gate region 35B. In detail, the drive gate has a first drive gate region 36A, a second drive gate region 36B and a third drive gate region 36C, wherein the second drive gate region 36B is formed parallel to the second region 35B of the second active area and is opposite to the first selection gate region 35A of the selection gate. Furthermore, the first drive gate region 35A and the third drive gate region 35C are connected to a side of the second drive gate region 35B, wherein the first drive gate region 35A is separated from the third drive gate region 35C by a predetermined distance. Herein, portions of the first drive gate region 35A and the third drive gate region 35C are overlapped a portion of the second region 32B of the second active area.

The third drive gate region 35C formed in the second region 35B of the second active area serves as a gate of the dummy transistor. The drive gate is connected to the floating diffusion node through a butting contact 38, to thereby reduce the number of the contact and improve a sensitivity of the CMOS image sensor. In detail, the number of contact is reduced from five contacts to four contacts, i.e., the VDD contact, the transfer contact, the output contact and the butting contact.

Meanwhile, there is formed a high threshold voltage region 39 around the butting contact 38 in order for a current not to reversely flow into the floating diffusion node, wherein the high threshold voltage region 39 is formed by means of a predetermined ion implantation process. Herein, the portions of the third drive gate region 36C and the floating diffusion node are partially overlapped the high threshold voltage region 39.

Referring to Fig. 5, there is shown a cross sectional view setting forth an interconnection configuration between the dummy transistor and the floating diffusion node in accordance with the first preferred embodiment of the present invention.

In Fig. 5, the p-well 37 is formed in a predetermined location of a p-type epitaxial layer 100. The third drive gate region 36C serving as the gate of the dummy transistor is formed over the p-well 37 and the gate of the transfer transistor is formed on the p-type epitaxial layer 100. Beneath the third gate drive region 36C and the gate 33 of the transfer transistor, a gate insulator 101 is formed. Furthermore, spacers 102 are formed on sidewalls of the third drive gate region 36A and the gate 33 of the transfer transistor. Between the third drive gate region 36C and the gate 33 of the transfer transistor, there is formed the floating diffusion node.

Additionally, the high threshold voltage region 39 is formed under a portion of the third drive gate region 36C and

in a portion of the floating diffusion node. Here, the high threshold voltage region 39 is formed by implanting boron ( $B^{11}$ ) into the p-type epitaxial layer 100 on condition that an ion implantation energy ranges from about 20 keV to about 40 keV and a dose amount ranges from about  $1.0 \times 10^{12}$  atoms/cm<sup>2</sup> to about  $9.0 \times 10^{13}$  atoms/cm<sup>2</sup>. Alternatively, the high threshold voltage region 39 can be formed by means of  $BF_2$  ions implantation into the p-type epitaxial layer 100 on condition that an ion implantation energy ranges from about 40 keV to about 60 keV and a dose amount ranges from about  $1.0 \times 10^{12}$  atoms/cm<sup>2</sup> to about  $9.0 \times 10^{13}$  atoms/cm<sup>2</sup>. Therefore, the third drive gate region 36C has a higher threshold voltage than the operation voltage ( $V_{OP}$ ), to thereby inhibit the current flowing reversely into the floating diffusion node.

In addition, a salicide 104 is formed on top surfaces of the third gate drive region 36C, the gate of the transfer transistor and predetermined portions of the p-type epitaxial layer 104. The butting contact 38 is embedded in an interlayer dielectric (ILD) 103 and is connected to both a portion of the third drive gate region 36C and a portion of the floating diffusion node. Herein, the butting contact employs tungsten.

Referring to Fig. 6, there is shown a plane view setting forth another unit pixel layout for use in a CMOS image sensor in accordance with a second preferred embodiment of the present invention.

In Fig. 6, the other element configuration is same to the first embodiment except a bridge connection 40. Therefore, further description for the other elements is abbreviated herein. In the second embodiment, a gate of the dummy transistor is connected to the floating diffusion node through the bridge interconnection 40 instead of the butting contact. Therefore, there are only three contacts, i.e., a transfer contact, a VDD contact and an output contact so that it is advantageous to reduce a bad pixel fail in comparison with the conventional unit pixel. Furthermore, since the gate of the drive transistor is connected to the floating diffusion node through the bridge connection 40, it is also advantageous to transfer a signal to adjacent transistor, thereby securing the CMOS image sensor with a high sensitivity.

Referring to Fig. 7, there is shown a cross sectional view setting forth an interconnection configuration between the dummy transistor and the floating diffusion node in accordance with the second preferred embodiment of the present invention.

In Fig. 7, the p-well 37 is formed in a predetermined location of a p-type epitaxial layer 100. The third drive gate region 36C serving as the gate of the dummy transistor is formed over the p-well 37 and the gate of the transfer transistor is formed on the p-type epitaxial layer 100. Beneath the third gate drive region 36C and the gate 33 of the transfer transistor, a gate insulator 101 is formed. Furthermore, spacers 102 are formed on sidewalls of the third

drive gate region 36A and the gate 33 of the transfer transistor. Between the third drive gate region 36C and the gate 33 of the transfer transistor, there is formed the floating diffusion node.

5        Additionally, the high threshold voltage region 39 is formed under a portion of the third drive gate region 36C and in a portion of the floating diffusion node. Here, the high threshold voltage region 39 is formed by implanting boron ( $B^{11}$ ) into the p-type epitaxial layer 100 on condition that an  
10    ion implantation energy ranges from about 20 keV to about 40 keV and a dose amount ranges from about  $1.0 \times 10^{12}$  atoms/cm<sup>2</sup> to about  $9.0 \times 10^{13}$  atoms/cm<sup>2</sup>. Alternatively, the high threshold voltage region 39 can be formed by means of BF<sub>2</sub> ions  
15    implantation into the p-type epitaxial layer 100 on condition that an ion implantation energy ranges from about 40 keV to about 60 keV and a dose amount ranges from about  $1.0 \times 10^{12}$  atoms/cm<sup>2</sup> to about  $9.0 \times 10^{13}$  atoms/cm<sup>2</sup>. Therefore, the third drive gate region 36C has a higher threshold voltage than the operation voltage ( $V_{OP}$ ), to thereby inhibit the current  
20    flowing reversely into the floating diffusion node.

      Meanwhile, the bridge interconnection 40 is formed on the top surface and one of the spacers of the third drive gate region 36C and atop a portion of the floating diffusion node. Herein, the bridge interconnection 40 uses a salicide.  
25    Preferably, the bridge interconnection 40 of the salicide is formed through subsequent processes, i.e., a process for

depositing tungsten, a process for a silicon (Si) ion implantation, an annealing process and an etching process. It is noted that the process for the Si ion implantation is employed in order to form the salicide on one of the spacer of the third drive gate region 36C. That is, in case of not employing the process for Si ion implantation, the bridge interconnection is not formed on one of the spacer so that the gate of the dummy transistor is not connected to the floating diffusion node in the long run. Therefore, it is necessary to carry out the process for the Si ion implantation in the second embodiment.

As described above, the present invention provides an advantage that there are three or four contacts in the unit pixel in comparison with the conventional unit pixel having five contacts therein, to thereby reducing the bad pixel fail. In addition, since the drive transistor is connected to the floating diffusion node through the butting contact or the bridge interconnection, a signal transfer efficiency is also enhanced. Furthermore, in comparison with the conventional unit pixel, the p-well for the drive transistor and the selection transistor is enlarged by modifying the unit pixel layout so that it is possible to skip an additional process for forming the mini p-well for the drive and the selection transistors which is typically performed after a formation of the p-well in a logic circuit. Additionally, the dummy transistor of high threshold voltage is disposed between the drive transistor and the floating diffusion node, whereby the



current does not flow reversely into the floating diffusion node.

While the present invention has been described with respect to the particular embodiments, it will be apparent to  
5 those skilled in the art that various changes and modifications may be made without departing from the scope of the invention as defined in the following claims.